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III-V-on-nothing metal-oxide-semiconductor field-effect transistors enabled
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III-V-on-nothing (III-VON) metal-oxide-semiconductor field-effect transistors (MOSFETs) are
experimentally demonstrated with In0.53Ga0.47As as channel and atomic layer deposited Al2O3 as
gate dielectric. A hydrochloric acid based release process has been developed to create an air gap
beneath the InGaAs channel layer, forming the nanowire channel with width down to 40 nm.
III-VON MOSFETs with channel lengths down to 50 nm are fabricated and show promising
improvement in drain-induced barrier lowering, due to suppressed short-channel effects. The
top-down processing technique provides a viable pathway towards fully gate-all-around III-V
MOSFETs.VC 2011 American Institute of Physics. [doi:10.1063/1.3638474]
Recently, encouraging progress has been made on the
understanding and improvement of oxide/III-V interfaces.
As a result, high performance surface channel inversion-
mode InGaAs metal-oxide-semiconductor field-effect tran-
sistors (MOSFETs) with large current drivability have been
demonstrated1–7 and are considered as a strong candidate to
replace conventional Si MOSFET at beyond 14 nm technol-
ogy node. Besides the numerous efforts spent on reducing
the interface trap density at the oxide/InGaAs interface,
another major challenge of realizing an InGaAs MOSFET in
the deep-submicron regime is the effective control of short
channel effects (SCE).8–10 Very recently, Intel has
announced that 3-dimensional (3D) tri-gate transistors would
be introduced at 22 nm technology node on Si complemen-
tary metal-oxide-semiconductor (CMOS) manufacturing.
Due to the inherently lower bandgap and larger permittivity
of III-V materials, III-V MOSFETs are more susceptible to
SCE, making 3D structure a must for III-V logic applica-
tions. In fact, InGaAs fin field-effect transistors (FinFETs)
(Refs. 11 and 12) as well as multiple gate InGaAs quantum
well transistors13 have been demonstrated, showing
improved SCE control by 3D device structure. Further sup-
pression of SCE requires more advanced device architecture
that can offer a better gate electrostatic control. Silicon on
nothing (SON) MOSFETs have been proposed14 and experi-
mentally demonstrated,15 providing a solution for quasi-total
suppression of SCE and drain induce barrier lowering
(DIBL) with gate length down to 30 nm. The key fabrication
processes for SON MOSFETs involve selective removal of
the SiGe layer and formation of an air tunnel underneath the
Si channel. Similarly, a SON counterpart on the III-V plat-
form, namely III-V on nothing (III-VON), can also be real-
ized if a selective etching process is developed to form an air
gap underneath the III-V channel.
In this letter, we report the experimental demonstration of
III-VON MOSFETs with In0.53Ga0.47As as the channel and
atomic-layer-deposited (ALD) Al2O3 as the gate dielectric.
The key fabrication has been enabled by well-controlled
hydrochloric acid (HCl) based selective etching of InP over
InGaAs. It is found that the InGaAs fins have to be patterned
along [010] direction in order to achieve a channel release
process, owing to the anisotropy of InP wet etching. III-VON
MOSFETs with channel length (Lch) down to 50 nm and
fin width down to 40 nm were fabricated. A low DIBL of
45 mV/V at 50 nm gate length is observed experimentally,
which is consistent with the numerical simulation results from
3D Synopsys Sentaurus Technology Computer-Aided Design
(TCAD). This shows that the III-VON structure is effective at
suppressing the SCE of III-V MOSFETs down to at least
Lch¼ 50 nm.
MOSFET fabrication started with a 2 in. pþ InP wafer.
A 30 nm In0.53Ga0.47As layer with p-doping of 2 1016
cm3 was grown on InP substrate by molecular beam epitaxy
as the channel layer. After surface treatment with NH4OH
solution, a 10 nm Al2O3 was grown by ALD as an encapsula-
tion layer. Source/drain regions were then defined and Si ion
implantation at energy of 20 keV and dose of 1 1014 cm2
was performed. The shortest Lch 50 nm was defined by the
separation between source and drain regions. The metal gates
were designed to be 50 nm longer than the Lch with 25 nm
extension on each side due to the non-self-aligned process.
Dopant activation was done using rapid thermal annealing at
600 C for 15 s in nitrogen ambient.9,10 Next, the InGaAs
fins were patterned along [010] direction as shown in Figure
1(a), using diluted ZEP520A electron-beam resist with a
thickness of 200 nm. The fin etching was performed with
BCl3/Ar gas using a Panasonic high density plasma etcher.
11
After removing the resist, the sample was treated sequen-
tially with diluted buffered oxide etch (BOE) and diluted
mixture of HCl and hydrogen peroxide (H2O2). Then the
channel release process was performed using HCl:H2O (1:2)
solution. It is known that HCl based solution has high selec-
tivity between InP and InGaAs. However, the InP etching is
found to be highly anisotropic, and undercut etching is only
possible along h100i directions.16 Test fin structures along
[011], [010], and [011] were patterned, followed by etching
in diluted HCl. For different fin patterning directions, the
a)Author to whom correspondence should be addressed. Electronic mail:
yep@purdue.edu.
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etching profile varies as depicted in Figure 1(a). This is also
confirmed in Ref. 17 where different emitter mesa surfaces
were revealed for different emitter electrode orientations.
Figures 1(b) and 1(c) show the tilted scanning electron mi-
croscopy (SEM) images for fin test structures before and af-
ter channel release process, respectively, where undercut
etching was demonstrated. Patterning the fin along h100i
directions is the key to realize the III-V channel release at
the deep sub-micron scale. After channel release, a 5 nm
Al2O3 was regrown using ALD as the gate dielectric. Note
that for the purpose of process demonstration, no pre-gate
surface passivation such as (NH4)2S treatment was carried
out here. The gate structure was formed by electron beam
evaporation of Ni/Au and liftoff process. Due to the vertical
directionality of the evaporation, the air gap naturally
remains underneath the channel. Au/Ge/Ni source/drain
metal was then evaporated and annealed at 350 C in nitro-
gen ambient. Finally, test pads were deposited which con-
cluded the fabrication processes. All patterns were defined
by a Vistec VB-6 UHR electron beam lithography system.
Figure 2(a) shows the schematic diagram of a finished
III-VON device from a bird’s eye view. Figures 2(b) and 2(c)
depict the schematic cross section of the device in the y-z
plane and the x-z plane, respectively. The fin height
(HFin¼ 30 nm) is determined by the initial InGaAs layer
thickness. The smallest fin width (WFin) achieved is 40 nm.
The nanowire length (LNW) in this work is fixed at 300 nm,
yielding a source/drain extension length (Lext) of around 125
nm for a 50 nm Lch device. The smallest air gap height (HA)
is around 40 nm, controlled by the release etching time. The
Lch of the devices vary from 100 nm down to 50 nm. Figure
3(a) shows the transfer characteristic and gate leakage current
versus gate voltage of a typical III-VON MOSFET with Lch
of 50 nm, WFin of 40 nm, and four wires in parallel. To better
evaluate the intrinsic device performance, source current is
used to eliminate the effect from non-ideal source/drain junc-
tion leakage current. The device operates in enhancement
mode, with a threshold voltage of 0.36 V from linear extrapo-
lation at a drain voltage of 50 mV. A low DIBL of 45 mV/V
is obtained at the shortest gate length of 50 nm, thanks to the
III-VON structure. As a comparison, a 100 nm channel length
InGaAs FinFET has a DIBL of around 180 mV/V.11 The sub-
threshold swing (SS) is found to be around 200 mV/dec, indi-
cating relatively large interface trap density (Dit). Surface
treatment before the formation of ALD Al2O3 gate dielectric
which could have improved the Dit was not performed since
that was not our main purpose in this study. Gate leakage cur-
rent at Vds¼ 0.8 V is similar to that in Ref. 11 and stays very
low at gate voltage less than 1 V. The saturation current at a
drain voltage of 1.6 V and a gate voltage of 2 V reaches 10
lA/lm, normalized by the total width of the gated region, i.e.,
WG¼ 2HFinþWFin. The current can be further improved
by applying (NH4)2S pre-gate treatment
18 and reducing
source/drain series resistance.
3D TCAD simulation was performed using Synopsys
Sentaurus.19 Device structures were created according to the
experimental parameters, i.e., WFin¼ 40 nm, HFin¼ 30 nm,
etc. The poisson equation, electron and hole continuity equa-
tions were solved using a coupled solver at each mesh node
to obtain various output parameters such as potential, electric
field, electron and hole densities, etc. No interface traps were
incorporated in the simulation. From the simulated transfer
characteristics, DIBL was extracted and compared with the
experimental data as shown in Figure 3(b). The experimental
data agree well with the simulation results. Moreover, the
DIBL obtained from InGaAs FinFETs in Ref. 11 is also plot-
ted in the same figure. The III-VON structure shows signifi-
cant improvement in DIBL reduction, confirming that the
more advanced 3D structures are beneficial for the suppres-
sion of the SCE.
FIG. 1. (Color online) (a) Schematic diagram of fin patterning direction,
release etching profile, and device alignment to the substrate. (b) Tilted
SEM image of fin test structures after fin dry etching and before wire release.
(c) Tilted SEM image of fin testing structures after wire release.
FIG. 2. (Color online) (a) Schematic diagram of a III-VON MOSFET with
In0.53Ga0.47As channel and Al2O3 gate dielectric from a bird’s eye view. (b)
Cross sectional view of a III-VON MOSFET in x-y plane. (c) Cross sec-
tional view of a III-VON MOSFET in x-z plane.
FIG. 3. (Color online) (a) Source current (left) and gate current (right) ver-
sus gate voltage for a Lch¼ 50 nm III-VON MOSFET with WFin of 40 nm.
(b) DIBL versus Lch for III-VON MOSFETs from experiment (square) and
simulation (hollow square) compared to that of InGaAs FinFET (circle).
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Finally, the effect of channel layer thickness (HFin) and
source/drain extension length (Lext) on the device perform-
ance were simulated. HFin was varied from 30 nm down to
10 nm. Figures 4(a) and 4(b) show the DIBL and saturation
threshold voltage as a function of channel length with differ-
ent HFin. Smaller HFin reduces DIBL and improves the
threshold voltage roll-off property, due to a better gate elec-
trostatic control of the channel. Devices with different Lext
of 10 nm, 50 nm, and 125 nm were also simulated. The
results show a clear trade-off between on-current and DIBL.
By increasing the extension length, DIBL is reduced while
the on-current drops, due to the increase in source/drain re-
sistance. A 2 higher on-current is expected when Lext is
reduced from 125 nm to 10 nm, while DIBL increases by
30%. These simulation results provide a guideline for future
experimental work.
In conclusion, III-VON MOSFETs are experimentally
demonstrated. A HCl based release process has been devel-
oped to enable air gap formation beneath the InGaAs chan-
nel. A typical 50 nm gate length device shows a low DIBL
of 45 mV/V, consistent with the results from TCAD simula-
tion. The significant improvement in DIBL compared to the
previous InGaAs FinFETs demonstrates better immunity to
SCE using the III-VON architecture. This top-down process
provides a viable pathway to realize gate-all-around (GAA)
III-V MOSFETs which should show even better electrostatic
control of the channel.20
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